

QUANTUM REALIZATION OF TERNARY TOFFOLI GATE

Mozammel H. A. Khan

Department of Computer Science and Engineering, East West University
43 Mohakhali, Dhaka 1212, BANGLADESH.
Email: mhakhan@ewubd.edu

ABSTRACT

Ternary logic synthesis methods have recently been introduced to realize multi-input ternary logic functions using cascades of ternary Toffoli gates. However, realization of ternary Toffoli gates is still very difficult in current quantum technologies. In this paper, quantum realization of ternary Toffoli gate is proposed, which requires lesser gates than the previously published realization.

1. INTRODUCTION

Ternary logic synthesis research has got momentum in the recent years [1-7]. Among them [1, 3, 4] used cascades of ternary Toffoli gates to realize ternary logic functions. The advantage of this approach is that ternary logic functions having many input variables can be easily expressed as Ternary Galois Field Sum of Products (TGFSOP) expression and can be realized using cascades of ternary Toffoli gates [1, 3, 4]. Quantum realization of 1-qudit [1, 4] and 2-qudit gates [7-9] are possible using current quantum technologies. However, in general, any m -qudit ($m > 2$) gate is very difficult to realize in quantum technologies, since interaction of more than two particles is nearly impossible to control. Therefore, these gates are realized on the top of 1-qudit and 2-qudit gates. So far as our knowledge is concerned, only one quantum realization of ternary Toffoli gate is proposed on the top of generalized ternary gates (GTGs) [8]. In this paper, we propose another realization of ternary Toffoli gate requiring lesser number of GTGs.

The rest of the paper is organized as follows. In Section 2, we describe some ternary quantum gates. Section 3 presents realization of ternary Toffoli gate using cascade of GTGs. Finally, in Section 4, we conclude the paper.

2. SOME TERNARY QUANTUM GATES

Six 1-qudit (*quantum digit*) **ternary Shift gates** are proposed in [1, 4], which are quantum realizable. Operations and symbols of these gates are shown in Fig. 1, where addition and multiplication operations are over Galois Field 3 (GF3).

Gate Name	Gate Symbol with operaton*
Buffer	$x \rightarrow \triangleleft x$
Single-Shift	$x \rightarrow \triangleright x' = x + 1$
Dual-Shift	$x \rightarrow \triangleright x'' = x + 2$
Self-Shift	$x \rightarrow \triangleright x''' = 2x$
Self-Single-Shift	$x \rightarrow \# x^\# = 2x + 1$
Self-Dual-Shift	$x \rightarrow \wedge x^\wedge = 2x + 2$

* Addition and multiplication are over GF3.

Fig. 1 Ternary Shift operations.

Quantum realizable 2-qudit controlled ternary gate family is proposed in [9]. Based on the understanding of paper [9] the 2-qudit **Generalized Ternary gates (GTGs)** are proposed in [8] and it is shown in [7] that every GTG can be built from ternary realizable gates from [9]. The GTG is shown in Fig. 2. Here, input A is the controlling input and input B is the controlled input. The output P is equal to the input A . The controlling input A controls a conceptual ternary multiplexer (a conditional gate) that can be realized using quantum technology such as ion traps [9]. If $A=0$, then the output Q is the x shift of the input B . Similarly, if $A=1$, then the output Q is the y shift of the input B and if $A=2$, then the output Q is the z shift of the input B . Here shift means all ternary shift operations including the Buffer (simple quantum wire). Readers should note that depending on the six possible Shift gates for each of the three positions of x , y , and z , there are $6^3 = 216$ possible GTGs.

Another important controlled ternary gate is 2-qudit **Feynman gate** as shown in Fig. 3. Here A is the controlling input and B is the controlled input. The output P is equal to the input A and the output Q is GF3 sum of A and B . Ternary Feynman gate is practically quantum realizable [9].




Fig. 2 Generalized Ternary Gate.




Fig. 3 Ternary Feynman gate.

A very useful controlled 3-qudit ternary gate for multiple-input circuit synthesis is **Toffoli gate** as shown in Fig. 4. Design of TGFSOP arrays and factorized arrays is based on these gates [1, 4]. Here the inputs A and B are the controlling inputs and the input C is the controlled input. The output P is equal to the input A , the output Q is equal to the input B , and the output R is equal to $A \cdot B + C$, where \cdot and $+$ operators are GF3 multiplication and addition, respectively.




Fig. 4 Ternary Toffoli gate.

3. REALIZATION OF TERNARY TOFFOLI GATE

We give a realization of ternary Toffoli gate using GTGs and ternary Feynman gate in Fig. 5. Fig. 5 is self-explanatory and by verifying the maps of each intermediate signal the reader can verify the correctness of the realization. The first four GTGs are used to realize $A \cdot B$. The last four GTGs are the inverse gate of the first five GTGs for restoring the input signals. Finally, $R = A \cdot B + C$ is realized using the ternary Feynman gate at the bottom line.

4. CONCLUSIONS

3-qudit ternary Toffoli gate is very important for synthesis of ternary functions having very large number of input variables [1, 4, 5]. Therefore, realization of 3-qudit ternary Toffoli gate on the top of truly realizable 1-qudit and 2-qudit gates is very important. Realization of ternary Toffoli gate using GTGs and ternary Feynman gate is first proposed in [8], which requires 10 GTGs. However, our proposed realization requires only 8 GTGs, which is clearly better than the realization of [8].




Fig. 5 Quantum realization of ternary Toffoli gate.

REFERENCES

- [1] M. H. A. Khan, M. A. Perkowski, M. R. Khan, and P. Kerntopf, "Ternary GFSOP Minimization using Kronecker Decision Diagrams and Their Synthesis with Quantum Cascades," *Journal of Multiple-Valued Logic and Soft Computing: Special Issue to Recognize T. Higuchi's Contributions to Multiple-Valued VLSI Computing* (to appear).
- [2] M. H. A. Khan and M. A. Perkowski, "Genetic Algorithm Based Synthesis of Multi-Output Ternary Functions Using Quantum Cascade of Generalized Ternary Gates," in *Proc. of 2004 IEEE Congress on Evolutionary Computation (CEC 2004)*, Portland, Oregon, USA, 19-23 June 2004.
- [3] M. H. A. Khan, M. A. Perkowski, and M. R. Khan, "Ternary Galois Field Expansions for Reversible Logic and Kronecker Decision Diagrams for Ternary GFSOP Minimization," in *Proc. of 34th IEEE Int. Symp. on Multiple-Valued Logic (ISMVL 2004)*, pp. 58-67, Toronto, Canada, 19-22 May 2004.
- [4] M. H. A. Khan, M. A. Perkowski, and P. Kerntopf, "Multi-Output Galois Field Sum of Products Synthesis with New Quantum Cascades," in *Proc. 33rd IEEE Int. Symp. On Multiple-Valued Logic (ISMVL 2003)*, Tokyo, Japan, pp. 146-153, 16-19 May 2003.
- [5] D. M. Miller, G. Dueck, and D. Maslov, "A Synthesis Method for MVL reversible logic," in *Proc. 34th IEEE Int. Symp. On Multiple-Valued Logic (ISMVL 2004)*, Toronto, Canada, pp. 74-80, 19-22 May 2004.
- [6] E. Curtis and M. Perkowski, "A Transformation Based Algorithm for Ternary Reversible Logic Synthesis using Universally Controlled Ternary Gates," in *Proc. IWLS 2004*, Tamecula, California, 2-4 June 2004.
- [7] N. Denler, B. Yen, M. Perkowski, and P. Kerntopf, "Synthesis of Reversible Circuits from a Subset of Muthukrishnan-Stroud Quantum Multi-Valued Gates," in *Proc. IWLS 2004*, Tamecula, California, 2-4 June 2004.
- [8] M. Perkowski, A. Al-Rabadi, and P. Kerntopf, "Multiple-Valued Quantum Logic Synthesis," in *Proc. of 2002 International Symposium on New Paradigm VLSI Computing*, Sendai, Japan, pp. 41-47, 12-14 Dec. 2002.
- [9] A. Muthukrishnan and C. R. Stroud, Jr., "Multivalued logic gates for quantum computation," *Physical Review A*, vol. 62, no. 5, pp. 052309/1-8, 2000.